



A STUDY ON FERROELECTRIC FIELD EFFECT TRANSISTORS (FE-FET) BASED FERROELECTRIC RANDOM ACCESS MEMORY (FE-RAM)

SOHNI SINGH, MANVINDER SHARMA, DISHANT KHOSLA
and BHIM SAIN SINGLA

CGC College of Engineering
Landran, India
E-mail: cgccoe.appsc.sohni@gmail.com
dishant.coece@cgc.edu.in
manvinder.coece@cgc.edu.in

College of Engineering and Management
Punjabi University Neighbourhood Campus
Patiala, Punjab, India
E-mail: bhim.pup@gmail.com

Abstract

With existing memory solutions, many barriers are rising among Moore's law. The present existing embedded NVM (eNVM) market is influenced by embedded NOR-type flash which works fine and will be in market for many years but as it is scaled to more advanced process nodes it increases in cost. While DRAM which is based on 1T-1C memory cell, has problems while scaling also due to its stacked capacitor there is increase in cost. Ferroelectric Field Effect Transistor (FeFET) based FeRAMs are widely used in smart cards and Integrated Circuits (IC) tags because of their numerous features like nonvolatile property, operational speed is more as compared to Dynamic RAMs (DRAMs) and less power consumption. This paper presents the study of FeFETs and FeFET based FeRAMs.

1. Introduction

Ferroelectric Field Effect Transistors (FeFET) have numerous advantages that include low power dissipation, high density integration, good scalability and non-destructive readout operation [1]. Over the past decades, a range of

2010 Mathematics Subject Classification: 16D70.

Keywords: FeFET; Semiconductor Memory; Nonvolatile Memory; Non Volatile Logic; FeRAMs.

Received June 22, 2019; Accepted December 16, 2019

FeFETs have been investigated [2-9]. FeFETs are used for making ferroelectric memories. The ferroelectric memories were first introduced by bell laboratories in 1995. While the first Silicon based FeFET was introduced in 1974 [16]. A film of $\text{Bi}_4\text{Ti}_3\text{O}_{12}$ was deposited on Silicon Si (100) substrate which acts as gate insulator and hysteresis loop was observed. If the electrical properties at the interface of semiconductor and ferroelectric are good, the device operates as n -channel E -type FET. With use of proper and optimized process and materials, it is possible to re-write data more than 10^{12} times which started the era of FeRAMs [17]. FET type FeRAM is shown in figure 1. The typical cell structure of FET type FeRAM is 1T-Type. Another type for FeRAM is capacitive type FeRAM which again uses 1C-1T type structure similar to DRAM. FeRAM finds most applications in smart cards and Integrated Circuit tags.




Figure 1. 1T type FET based FeRAM.

As compared to DRAM which uses 1C-1T type as shown in Figure 2, FeFET based FeRAM is composed of single FeFET so cell size can be scaled using proportionality rule. The advantage is that the data which is stored can be read out non-destructively using drain current of FeFET.





Figure 2. Cell structure of DRAM 1C-1T type.


II. Working of Ferro Electric Field Effect Transistor

Working of FeFET can be considered as a logic transistor which can maintain its logic state even after the removal of power. The conventional logic gate dielectric is replaced by ferroelectric material in FeFET. In FeFET, within gate dielectric itself a permanent dipole is formed. Splitting the V_{TH} (Threshold Voltage) of ferroelectric transistor in two stable states. As like flash memory cell, binary states can be stored in these FETs. Figure 3-5 shows working of n type FeFET, when ferroelectric polarization points downward channel is inverted by electrons making FeFET into “on” state permanently. If ferroelectric polarization points upward, accumulation is created permanently and FeFET goes to “off” state. FeFET provides faster switching with low power consumption.



Low- V_T state

Figure 3. “On” state of FET.



High- V_T state

Figure 4. “Off” state of FET.




Figure 5. Ferroelectric Polarization.

III. Progress of Ferroelectric Field Effect Transistors

The material combination for the gate stack of the MFIS which was discovered in 2002 Pt/SrBi₂Ta₂O₉/(HfO₂)_x(Al₂O₃)_{1-x}/Si. Here after, and Hf-Al-O and SBT are (HfO₂)_x(Al₂O₃)_{1-x} and SrBi₂Ta₂O₉, respectively. The cross section of the schematic is shown in Figure 6.




Figure 6. Cross sectional view of FeFET.

The *n*-channel MFIS FET for $x = 0.75$ characteristic for drain current I_d and gate voltage V_g is given in Figure 7 [12].




Figure 7. Curves for drain current and gate voltage of an n-channel Pt/SBT/Hf-Al-O/Si FeFET at $V_g = \pm 6.0$ V.

The curves are made at different values of V_g such as at $V_g = \pm 4.0$ V, ± 5.0 V, ± 6.0 V, ± 7.0 V and ± 8.0 V. The inset is made.

The gate voltage V_g is applied from -6.0 V to $+6.0$ V to obtain a hysteresis loop with 1.6V of wide memory window and a large drain current I_d . 107 ratio of $I_{d,on}/I_{d,off}$ with gate voltage v_g at 1.7V because of the ferroelectricity. The increase in the drain current I_d at negative values of the gate voltage V_g which is shown in figure 7 is because of the current between the n+ drain and p-type substrate and not due to the leakage current at gate. The increase in the drain current I_d is correlated to the drain and gate length which is overlapped. There is decrease in the increase of drain current at the negative gate voltage when the length of the drain and gate is decreased. Therefore, the current which is increased at the negative gate voltage is GIDL meaning Gate Induced Leakage Current in between the inversion layer p and the drain bulk $n+$. [12]. Figure 8 shows characteristics of I_d data retention in the MFIS FET [10-15].




Figure 8. Characteristics of drain current retention of a Pt/SBT/Hf-Al-O/Si FeFET.

The gate voltage V_g is kept at V_{keep} of 1.7v (bias gate voltage) for the measurement of drain current I_d and gate voltage V_g of +6.0V is applied for the polarization of ferroelectric SBT. The gate voltage V_g is at the same bias gate voltage for the measurement of I_d , off. When V_g is at -6.0V applied, V_{keep} is at 1.7V. The characteristic of I_d , on and I_d , off were measured for 12 days. Their ratio was 107 showing the plot between memory window and amplitude of applied gate voltage V_g . There is no saturation in the polarization of ferroelectric at 8.0 V scan voltage. For long retention of FeFETs, saturated polarization is not required. Long retention means that the working of non volatile FETs can be done when depolarization is present in the gate stack of MFIS.

IV. Necessary Properties of Ferroelectric RAM

A ferroelectric material exhibits a polarization when external electric field is not present and the direction of the spontaneous polarization can be reversed by an external electric field. In the state of ferroelectric, the positive charge centre in a unit-cell in the crystal which do not coincide with the negative charge centre. A typical plot of polarization versus electric field (P - E) in a ferroelectric film is shown in figure 9. In which the coercive field E_C is the reverse field necessary to bring the polarization to zero, and the remanent polarization P_r is the value of P at $E = 0$ in the case of the FET-type

FeRAM, since the ferroelectric film is used as the gate insulator of an FET, the large remanent polarization is not necessarily important, but the low reactivity of the ferroelectric film with the semiconductor substrate or with the insulating buffer layer is more important.




Figure 9. P-E hysteresis loop in ferroelectric film.

In the following, typical degradation mechanisms in the ferroelectric films are discussed. Polarization fatigue describes that the remnant polarization P_r becomes smaller when a ferroelectric film experiences a large number of polarization reversals. Variation of the hysteresis loop due to fatigue is shown schematically in Figure 10. Because of the decrease of P_r , the charge difference between logic “0” and “1” becomes smaller and this phenomenon can lead to a failure in the “read” operation. The physical origin of fatigue is not very clear, but the following factors will be related to the phenomenon: domain wall pinning by charged defects, inhibition of domain nucleation by injected charges, and voltage drop at the interfacial layer between the ferroelectric film and the electrode. The fatigue endurance in FeRAMs is known to be typically 10^{12} switching cycles. Thus, it is difficult at present to use FeRAMs in such applications as a cache memory, in which data are continuously rewritten during “write/read” operations.




Figure 10. Fatigue in hysteresis loop.

When a ferroelectric film experiences a high DC voltage or repeated unipolar pulses for a long time, particularly at high temperature, its polarization is not fully reversed by application of a single voltage pulse with the opposite polarity. Imprint leads to a P-E hysteresis loop shift on the axis of electric field, as well as to a loss of P_r , which is shown in Figure 11.




Figure 11. Imprint in hysteresis loop.

Hence, imprint can result in either “read” or “write” failure of the memory cell. Retention loss describes a decrease of P_r during an absence period of the external voltage, as shown in Figure 12.




Figure 12. Retention loss in hysteresis loop.

Conclusion

A numerous advantages of FeRAMs which include lesser power dissipation, more integrity, less consumption of power and nondestructive read out operation of FeRAM over the traditional DRAMs and flash memories. A study has been carried out for Ferroelectric Field Effect Transistor (FeFET) and FeFET based Ferroelectric RAMs. Different design considerations have been discussed. The main application of FeRAM are IC

tags and Smart cards. The research is being carried out also on organic ferroelectric films that can be used as gate insulators.

References

- [1] Y. Tarui, T. Hirai, K. Teramoto, H. Koike and K. Nagashima, Application of the ferroelectric materials to ULSI memories. *Appl. Surf. Sci.* 113 (1997), 656-663.
- [2] S. Y. Wu, A new ferroelectric memory device, metal-ferroelectric-semiconductor transistor. *IEEE Trans. Electron Devices* 1974, ED-21, 499-504.
- [3] K. Sugibuchi, Y. Kurogi and N. Endo, Ferroelectric field-effect memory device using Bi₄Ti₃O₁₂ film. *J. Appl. Phys.* 46 (1975), 2877-2881.
- [4] Manvinder Sharma and Harjinder Singh, SIW based Leaky wave antenna with Semi C-shaped slots and its Modeling, Design and parametric considerations for different materials of Dielectric, In 2018 Fifth International Conference on Parallel, Distributed and Grid Computing (PDGC), pp. 252-258. IEEE, 2018.
- [5] T. A. Rost, H. Lin and T. A. Rabson, Ferroelectric switching of a field-effect transistor with a lithium niobate gate insulator, *Appl. Phys. Lett.* 59 (1991), 3654-3656.
- [6] T. A. Rabson, T. A. Rost and H. Lin, Ferroelectric gate transistors. *Integr. Ferroelectr.* 6 (1995), 15-22.
- [7] Manvinder Sharma and Harjinder Singh, Substrate Integrated Waveguide Based Leaky Wave Antenna for High Frequency Applications and IoT, *International Journal of Sensors, Wireless Communications and Control* (2019) 9: 1. <https://doi.org/10.2174/2210327909666190401210659>.
- [8] T. Hirai, Y. Fujisaki, K. Nagashima, H. Koike and Y. Tarui, Preparation of SrBi₂Ta₂O₉ film at low temperatures and fabrication of a metal/ferroelectric/insulator/semiconductor field effect transistor using Al/SrBi₂Ta₂O₉/CeO₂/Si(100) structures, *Jpn. J. Appl. Phys.* 1997, 36, 5908-5911.
- [9] Manvinder Sharma, Sohni Singh, Dishant Khosla, Sumeet Goyal and Anuj Gupta, Waveguide Diplexer: Design and Analysis for 5G Communication, In 2018 Fifth International Conference on Parallel, Distributed and Grid Computing (PDGC), pp. 586-590. IEEE, 2018.
- [10] Y. Fujimori, N. Izumi, T. Nakamura and A. Kamisawa, Application of Sr₂Nb₂O₇ family ferroelectric films for ferroelectric memory field effect transistor, *Jpn. J. Appl. Phys.* 37 (1998), 5207-5210.
- [11] E. Tokumitsu, G. Fujii and H. Ishiwara, Electrical properties of metal-ferroelectric-insulator-semiconductor (MFIS)- and metal-ferroelectric-metal-insulator-semiconductor (MFMS)-FETs using ferroelectric SrBi₂Ta₂O₉ film and SrTa₂O₆/SiON buffer layer. *Jpn. J. Appl. Phys.* 39 (2000), 2125-2130.
- [12] S. Sakai, Semiconductor-ferroelectric storage devices and processes for producing the same. U.S. Patent 7 (2007), 226,795.

- [13] Amit Kumar and Manvinder Sharma, Designing of Ultra Wide Band Microstrip Antenna using Triple Slotted Patch and DGS, *Journal of Telecommunication, Switching Systems and Networks* 5(3) (2019), 12-19.
- [14] Development of the 1T FeRAM: Towards the realization of the ultra-Gbit next-generation semiconductor memory, AIST Press Release. Available online: http://www.aist.go.jp/aist_e/latest_research/2002/20021024/20021024.html (accessed on 24 October 2002).
- [15] S. Sakai and R. Ilangovan, Metal-ferroelectric-insulator-semiconductor memory FET with long retention and high endurance, *IEEE Electron Device Lett.* 25 (2004), 369-371.
- [16] Kaur, Sanam Preet and Manvinder Sharma, Radially optimized zone-divided energy-aware wireless sensor networks (WSN) protocol using BA (bat algorithm), *IETE Journal of Research* 61(2) (2015), 170-179.
- [17] S. Sakai, R. Ilangovan and M. Takahashi, Pt/SrBi₂Ta₂O₉/Hf-Al-O/Si field-effect-transistor with long retention using unsaturated ferroelectric polarization switching, *Jpn. J. Appl. Phys.* 2004, 43, 7876-7878.
- [18] S. Sakai, Gate materials and fabrication-processes of metal-ferroelectric-insulator-semiconductor memory FETs with long data retention, *Adv. Sci. Technol.* 45 (2006), 2382-2391.